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	 The	 performance	 of	 a	 0.14	 μm	 NMOS,	 which	 falls	 within	 the	
submicron	regimes,	may	be	severely	affected	by	short	channel	effects.	Thus,	
besides	applying	constant	field	 scaling	on	 the	effective	channel	 length	 (Lg),	
gate	oxide	thickness	(TOX),	and	threshold	voltage	(VTH)	adjust	implantation,	
additional	 fabrication	 techniques	 have	 been	 implemented.	 Shallow	 Trench	
Isolation	 (STI),	 sidewall	 spacer	 deposition,	 Lightly	 Doped	 Drain	 (LDD)	
implantation,	 and	 retrograde	well	 implantation	were	 some	of	 the	 techniques	
applied	to	ensure	proper	operation	of	the	device	(Slisher	et	al.	2006).




	 Initially,	a	p	well	 is	 to	be	formed	in	 the	p-type	single	crystal	silicon	




is	 to	minimize	channeling	effect;	whereas,	 rotating	 the	wafer	 is	 to	minimize	









to	 form	 trenches	 at	 the	2	 sides	of	 the	 active	 region.	 	A	 thin	 layer	of	barrier	
oxide	 is	 grown	 in	 the	 trenches.	The	 trenches	 are	 filled	 up	with	 oxide	 using	
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Tetra-Ethyl-Oxy-Silane	 (TEOS)	 CVD	 process.	 	 The	 layer	 of	 barrier	 oxide	




	 Gate	 oxide	 is	 grown	 via	 dry	 oxidation.	 VTH	 adjust	 implantation	
is	 then	 performed,	 after	 which,	 the	 substrate	 undergoes	 annealing.	 	 Next,	
polysilicon	gate	 is	 formed	by	depositing	and	etching	a	 layer	of	polysilicon.	








	 Interconnections	 in	 between	 transistors	 are	 to	 be	 performed	 with	
metallization.	 	 A	 layer	 of	 Boron	 Phosphor	 Silicate	 Glass	 (BPSG)	 is	 first	
deposited	to	form	Premetal	Dielectric	(PMD).		PMD	acts	as	an	insulator	for	
multilevel	interconnection	(Quirk	2001).		After	annealing,	BPSG	is	etched	to	
form	source/drain	contacts.	 	The	first	 level	of	metallization	 is	developed	by	 
depositing	 and	 etching	 aluminum	 (Al)	 on	 the	 contacts.	An	 almost	 similar	
procedure	is	to	be	performed	on	the	second	level	of	interconnection.	Another	




3 SIMULATION RESULTS AND DISCUSSION





































	 In	 order	 to	 avoid	 the	 electrons	 from	 gaining	 sufficient	 energy,	 the	
electric	field	along	the	drain	region	is	to	be	reduced.		One	way	of	doing	so	is	
to	 implant	a	 lighter	n	dopant	surrounding	 the	n+	drain/source	 implants.	 	As	
shown	in	Figure	3,	the	net	doping	of	LDD	implantation	beneath	the	sidewall	
spacers	is	relatively	shallow	compared	to	the	drain/source	implants.	
D. NMOS Parameters 
Important	parameters	such	as	VTH,	TOX,	and	Lg	are	measured	and	extracted	
from	 the	ATLAS	module.	 	The	parameters	 are	 compared	with	 the	 standard	
parameters	 published	 by	 International	 Technology	 Roadmap	 for	
Semiconductor	(ITRS)	and	Berkeley	Predictive	Technology	Model	(BPTM)	
(Berkeley	2006).	 	 Since	 only	 the	 standard	parameters	 for	 70	nm,	 0.10	µm,	
0.13	µm,	 and	0.18	µm	NMOS	device	were	published	 in	 ITRS	and	BPTM,	
polynomial	 regression	 technique	 (using	 MATLAB	 tools)	 was	 applied	 to	






E. Electrical Characteristics 
The	 ID-VD	 and	 ID-Vg	 electrical	 characteristics	 curves	 were	 plotted	 using	
ATLAS	module.	
	 Figure	 4	 and	 5	 shows	 the	 NMOS	 ID-VD	 relationships	 before	 and	
after	 metallization	 2;	 whereas,	 Figure	 6	 and	 7	 shows	 the	 NMOS	 ID-Vg	
relationships	before	and	after	metallization	2.	 	The	differences	 in	ID	before	












	 As	 can	 be	 seen	 from	 Figure	 4	 to	 Figure	 7,	 the	 current-	 voltage	
characteristic	 curves	 remain	 unchanged	 even	 though	 a	 second	 layer	 of	
metallization	has	been	deposited	onto	the	device.	
	 Nevertheless,	 ID	 increases	 after	 metallization	 2.	 Since	 power	













The	 result	 shows	 that	 retrograde	 well	 technique	 controls	 the	 highest	
concentration	 dopant	 at	 certain	 depth	 of	 the	 substrate;	 whereas,	 LDD	
implantation	 reduces	 the	 concentration	 of	 n	 dopant	 beneath	 the	 sidewall	
spacers.		These	techniques	are	effective	in	minimizing	short	channel	effects.	
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